The thermoelectric properties of Ge/SiGe modulation doped superlattices

A. Samarelli, L. Ferre Lin, S. Cecchi, J. Frigerio, T. Etzelstorfer et al.

Citation: J. Appl. Phys. 113, 233704 (2013); doi: 10.1063/1.4811228
View online: http://dx.doi.org/10.1063/1.4811228
View Table of Contents: http://jap.aip.org/resource/1/JAPIAU/v113/i23
Published by the AIP Publishing LLC.

Additional information on J. Appl. Phys.
Journal Homepage: http://jap.aip.org/
Journal Information: http://jap.aip.org/about/about_the_journal
Top downloads: http://jap.aip.org/features/most_downloaded
Information for Authors: http://jap.aip.org/authors
The thermoelectric properties of Ge/SiGe modulation doped superlattices


School of Engineering, University of Glasgow, Rankine Building, Oakfield Avenue, Glasgow G12 8LT, United Kingdom
L-NESS, Politecnico di Milano, Via Anzani 42, 22100 Como, Italy
Johannes Kepler Universität, Institute of Semiconductor and Solid State Physics, Linz, Austria
ETH Zurich, Electron Microscopy ETH Zurich, Wolfgang-Pauli-Str. 16, CH-8093 Zurich, Switzerland
Department of Physical Sciences, The Open University, Walton Hall, Milton Keynes MK7 6AA, United Kingdom

(Received 30 April 2013; accepted 30 May 2013; published online 20 June 2013)

The thermoelectric and physical properties of superlattices consisting of modulation doped Ge quantum wells inside Si_{1-\gamma}Ge_{\gamma} barriers are presented, which demonstrate enhancements in the thermoelectric figure of merit, ZT, and power factor at room temperature over bulk Ge, Si_{1-\gamma}Ge_{\gamma}, and Si/Ge superlattice materials. Mobility spectrum analysis along with low temperature measurements indicate that the high power factors are dominated by the high electrical conductivity from the modulation doping. Comparison of the results with modelling using the Boltzmann transport equation with scattering parameters obtained from Monte Carlo techniques indicates that a high threading dislocation density is also limiting the performance. The analysis suggests routes to higher thermoelectric performance at room temperature from Si-based materials that can be fabricated using micro- and nano-fabrication techniques. © 2013 AIP Publishing LLC.

[http://dx.doi.org/10.1063/1.4811228]

I. INTRODUCTION

Thermoelectric generators use the Seebeck effect to convert thermal energy into electrical energy. Since waste heat is abundant, there is renewed interest in thermoelectrics for a range of applications including industrial energy harvesting, replacing car alternators to improve automotive fuel consumption to powering autonomous, remote sensors. The major use of thermoelectric materials is as heat pumps for cooling applications where the Peltier effect uses an electrical current to pump heat. Every telecoms laser is thermally controlled by a Peltier cooler to maintain the temperature within 0.1 °C thereby providing stable output wavelengths for communications.

There are two figures of merit which are important in defining the performance of thermoelectric materials. The first is

\[ ZT = \frac{\alpha^2 \sigma}{\kappa} T, \]  

(1)

where \( \alpha \) is the Seebeck coefficient, \( \sigma \) is the electrical conductivity, \( \kappa \) is the thermal conductivity, and \( T \) is the temperature. The second is the power factor which is equal to \( \alpha^2 \sigma \). Both are important for the design of practical devices as the maximum thermodynamical efficiency for converting thermal into electrical energy between a hot source \( (T_H) \) and a cold sink \( (T_C) \) is given by

\[ h_{max} = \frac{T_H - T_C}{T_H} \sqrt{1 + ZT} \left( \sqrt{1 + ZT} + \frac{T_C}{T_H} \right), \]  

(2)

where \( T \) is the median of \( T_H \) and \( T_C \). The first term on the right hand side of the equation is the Carnot efficiency whilst the second term corresponds to Joule losses and other irreversible processes that result in additional loss mechanisms that lower efficiency. The other important design parameter to optimize material is the maximum power that can be generated for a thermoelectric generator placed in a system with perfect heat sinking which is given by

\[ P_{max} = \frac{1}{2} F N A \Delta T^2 \alpha^2 \sigma, \]  

(3)

in which \( F \) is the fabrication factor, \( N \) is the number of legs in the thermoelectric module, \( A \) is the area of the legs, \( L \) is the length of the legs, and \( \Delta T = T_H - T_C \).

The majority of thermoelectric generators and Peltier coolers aimed for applications close to room temperature are fabricated from Bi_2Te_3 and the alloy Bi_xTe_1-xSb_y. SiGe alloys have been used for high temperature thermoelectrics (up to 900 °C), especially for radioisotope thermoelectric generators, but the \( ZT \) and power factor values previously demonstrated at room temperature are significantly lower than those of Bi_2Te_3. As tellurium is one of the rarest elements on earth, there is significant interest in removing tellurium from thermoelectric materials and replacing it with more sustainable materials. SiGe alloys are sustainable and also have the advantage of being able to be processed in semiconductor foundries. Micro ElectroMechanical System (MEMS) microfabrication can therefore be used to produce thermoelectric generators and Peltier coolers potentially allowing cheap and reliable manufacturing routes along with the ability to integrate the thermoelectrics on silicon chips to allow on-chip-cooling or energy harvesting.
A good thermoelectric material should be a good electrical conductor but also a good thermal insulator. This condition is difficult to meet in bulk three dimensional (3D) structures since the electrical and thermal conductivities of electron and hole gases are linked by the Wiedemann–Franz law which provides a fundamental limit to the maximum $ZT$ attainable in thermoelectric devices made from bulk materials. Whilst Whall and Parker first suggested the use of low dimensional Si/SiGe heterostructures for enhancing thermoelectrics,$^8$ the first theoretical work to investigate low dimensional structures was undertaken by Hicks and Dresselhaus.$^9,10$ The discontinuities in the density of states for low dimensional structures produces an asymmetry around the chemical potential which enhances the Seebeck coefficient.$^11$ In the two-dimensional (2D) systems, the quantum wells (QWs) also allow enhancements to the electrical conductivity through higher mobility from modulation doping.$^{12–14}$ The use of quantum or nanoscale structures can also provide modifications to the phonon and thermal conductivity properties of materials and devices, and significant reductions to the thermal conductivities over bulk materials have been reported for 2D, 1D, and 0D nanostructures.$^{15}$

Previous work on SiGe alloys and Si/Ge superlattices (SLs) has been predominantly related to the n-type material. For high temperature applications, the best n-SiGe alloys have a $ZT \sim 1$ at between 900 and 950°C (Ref. 7), but the $ZT$ of p-type material has remained much lower, with the best results around 0.65 (Ref. 7). Recent work on nanostructured particles inside a SiGe matrix have now demonstrated improved $ZTs$ of 0.95 in the p-type material at 800°C and $ZT = 1.3$ at 900°C.$^{16,17}$ At room temperature, the $ZT$ values reported for both n- and p-type SiGe materials are significantly lower with values well below 0.1 (Ref. 7, see Table I for comparisons of literature values). Whilst there have been a significant number of publications investigating the thermal conductivity of SiGe and Si/Ge superlattices,$^{18–21}$ there are far fewer publications investigating doped superlattices with sufficient results to quote $ZT$, power factors, or the output from a cooler.$^{22–24}$ To date these reported results for Si/Ge and Si/SiGe superlattices are only for n-type material (Ref. 23) where the room temperature $ZT$ was 0.004 which is well below the theoretically predicted value of 0.96.$^{25}$

In this paper we investigate p-type Ge/SiGe modulation doped superlattices for in-plane thermoelectric generation for the first time and investigate the properties as a function of QW width for samples with two different Si$_{1-x}$Ge$_x$ concentrations. For in-plane transport, both the electrical and thermal conductivity is parallel to the barriers and along the QWs. A Hall bar has been fabricated with integrated heaters, thermometers, and electrical probes to allow the electrical conductivity, thermal conductivity, and Seebeck coefficient to be extracted from a single device. Results are also presented from a calibrated thermal atomic force microscopy technique (Ref. 26) which confirm the thermal conductivity measurements. The results to be presented demonstrate $ZT$ and power factors that are enhanced over reference p-SiGe alloys doped at comparable densities and literature values for Si and Ge. The $ZT$ and power factors are also significantly higher than those previously reported for Si/Ge n-type superlattices at room temperature.$^{22,23}$ Finally, analysis of the results indicate a number of parameters that could be improved and optimized to increase the $ZT$ and power factors significantly.

## II. MATERIAL DESIGN

The initial suggestions for superlattices on Si substrates to enhance the thermoelectric performance were to use periods consisting of pure Si and pure Ge (Ref. 25), but due to the lattice mismatch, such superlattices require heterolayers below a critical thickness of around 2 nm which significantly reduces the in-plane electrical transport over wider QWs. Such layers are also prone to a high defect density especially from strain relaxation and the breakdown of two-dimensional epitaxy due to the large lattice mismatch. As Ge has higher electrical conductivity and hole mobilities at room temperature ($1400 \text{ cm}^2 \text{V}^{-1} \text{s}^{-1}$ for $3 \times 10^{12} \text{ cm}^{-2}$ carrier density)$^{12}$ and also higher p-type Seebeck coefficients than Si (Refs. 27 and 28, see Table I for a comparison of thermoelectric properties), a design using Ge QWs was chosen for maximum

<table>
<thead>
<tr>
<th>TABLE I. A comparison of Si, Ge, Si/Ge, and SiGe thermoelectric parameters from the literature and the present work.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Material</td>
</tr>
<tr>
<td>---</td>
</tr>
<tr>
<td>p-Si$^a$</td>
</tr>
<tr>
<td>p-Ge$^b$</td>
</tr>
<tr>
<td>p-Si$<em>{0.25}$Ge$</em>{0.75}$</td>
</tr>
<tr>
<td>p-Si$<em>{0.25}$Ge$</em>{0.75}$</td>
</tr>
<tr>
<td>n-SiGe superlattice$^e$</td>
</tr>
<tr>
<td>n-SiGe superlattice$^f$</td>
</tr>
<tr>
<td>p-Ge/Si$<em>{0.25}$Ge$</em>{0.75}$</td>
</tr>
<tr>
<td>p-Ge/Si$<em>{0.25}$Ge$</em>{0.75}$</td>
</tr>
</tbody>
</table>

$^a$Reference 28.
$^b$Reference 27.
$^c$Reference 27.
$^d$Reference 32.
$^e$Reference 23.
$^f$Reference 22.
electrical conductivity. The aim was to use the high mobility Ge QWs to produce a high electrical conductivity whilst aiming to have the thermal conductivity dominated by the Si$_{1-x}$Ge$_x$ barriers. To maximize the power factor, modulation doping was chosen to produce the highest possible mobility.\textsuperscript{12,13} As Ge has a 4.2\% larger lattice constant than Si, the designs also had to be strain symmetrized where the compressive strain of the Ge QW is balanced by the tensile strain of the Si$_{1-x}$Ge$_x$ barriers, therefore requiring a strain relaxation buffer of an intermediate Ge content as described in Refs. 13 and 29. A self-consistent Poisson-Schrödinger solver was used with the deformation potentials and details provided in Ref. 30 to model the band structure and expected carrier densities. Structures with two different concentrations of Ge in the Si$_{1-x}$Ge$_x$ barriers were produced to investigate the changes in electrical and thermal properties with higher Ge concentration differences between the QWs and barriers. The first design used Si$_{0.3}$Ge$_{0.7}$ barriers on Si$_{0.2}$Ge$_{0.8}$ relaxed buffers whilst the second design used Si$_{0.4}$Ge$_{0.6}$ barriers on Si$_{0.25}$Ge$_{0.75}$ relaxed buffers, both with Ge QWs.

Figure 1 shows the heavy-hole (HH) and light-hole (LH) valence bands for the first design with 9 nm Ge QWs and barriers consisting of 7.5 nm of p-Si$_{0.3}$Ge$_{0.7}$ (NA = $1 \times 10^{19}$ cm$^{-3}$) with 5.0 nm i-Si$_{0.3}$Ge$_{0.7}$ spacers all lattice matched to a Si$_{0.2}$Ge$_{0.8}$ relaxed buffer. Also plotted is the carrier density indicating that > 90\% of the carriers are in the QWs for this design at 300 K if it is assumed that no segregation or diffusion effects in the growth. Segregation and diffusion effects produce QWs that are effectively wider than the designed values and therefore result in the subband states being lower in energy and closer together in the QW. To first order this should result in a higher carrier density inside the QW, but additional dislocation and interface roughness scattering further complicates the process. The Poisson-Schrödinger solutions (not plotted) also demonstrate that the majority of the carriers in the QWs (≥ 80\%) are in the HH1 subband state at 300 K with the remaining carriers in the QW predominantly in the LH1 and LH2 states. The integrated density in each QW was calculated to be $2.7 \times 10^{13}$ cm$^{-2}$ corresponding to $3 \times 10^{19}$ cm$^{-3}$.

Previous work undertook a detailed study of this design using a combined approach of the k.p theory for the band structure, the Boltzmann equation to determine the carrier transport, Callaway's expression for the thermal conductivity and Monte Carlo modeling to produce the scattering parameters to input to the Boltzmann equation.\textsuperscript{31} The results suggest that a ZT of 0.88 can be achieved in a p-type Ge/SiGe superlattice structure at room temperature provided a threading dislocation density (TDD) of 10$^6$ cm$^{-2}$ can be achieved.

III. MATERIAL GROWTH

The samples for the work were grown on 100 nm diameter silicon-on-insulator (SOI) substrates consisting of a top Si layer of 340 nm and a SiO$_2$ layer of 1 μm thickness purchased from SOITEC. A thin Si top layer was chosen to minimize parasitic thermal conducting layers for device measurements. The SiGe heterolayers were grown by low-energy plasma-enhanced chemical vapor deposition (LEPECVD),\textsuperscript{33} which has demonstrated the ability to grow high-mobility strained-Ge QWs and multi-QW stacks for optical applications.\textsuperscript{14,34} For the design 1 wafer, a single step buffer of nominally 1 μm Si$_{0.3}$Ge$_{0.7}$ was grown at a rate of 6 nm s$^{-1}$. For design 2, a two-step (500 nm Si$_{0.4}$Ge$_{0.6}$ at 2 nm s$^{-1}$, 500 nm Si$_{0.25}$Ge$_{0.75}$ at 6 nm s$^{-1}$) strain relaxed buffer was grown at 475°C in order to form a virtual substrate for the QWs. While this thin buffer features a higher TDD than that which can be obtained with thick graded buffers,\textsuperscript{13,35} a thick buffer would present a significant parallel thermal conduction channel.

The superlattices themselves were grown at a rate of around 1.4 nm s$^{-1}$, a growth rate chosen to allow control of layer content and thickness while ensuring that the whole thermoelectric stack can be realized in a reasonable time. Design 1 consisted of 378 repeats of a 9 nm i-Ge QW, 5 nm i-Si$_{0.3}$Ge$_{0.7}$ spacer, 7.5 nm p-Si$_{0.3}$Ge$_{0.7}$ supply layer (NA = $1 \times 10^{19}$ cm$^{-3}$), and a 5 nm i-Si$_{0.3}$Ge$_{0.7}$ spacer all grown on a Si$_{0.2}$Ge$_{0.8}$ relaxed buffer layer. The surface of the superlattice was capped with a 5 nm i-Si$_{0.3}$Ge$_{0.7}$ spacer, 7.5 nm p-Si$_{0.3}$Ge$_{0.7}$ supply layer (NA = $1 \times 10^{19}$ cm$^{-3}$), a 5 nm i-Si$_{0.3}$Ge$_{0.7}$ spacer, a 30 nm i-Si$_{0.2}$Ge$_{0.8}$ spacer, and a 4 nm i-Si cap. Design 2 consisted of 378 repeats of a 9 nm i-Ge QW, 5 nm i-Si$_{0.4}$Ge$_{0.6}$ spacer, 7.66 nm p-Si$_{0.4}$Ge$_{0.6}$ supply layer (NA = $1 \times 10^{19}$ cm$^{-3}$), and a 5 nm i-Si$_{0.4}$Ge$_{0.6}$ spacer all grown on a Si$_{0.25}$Ge$_{0.75}$ relaxed buffer layer. The surface of the superlattice was capped with a 5 nm i-Si$_{0.4}$Ge$_{0.6}$ spacer, a 7.5 nm p-Si$_{0.4}$Ge$_{0.6}$ supply layer (NA = $1 \times 10^{19}$ cm$^{-3}$), a 5 nm i-Si$_{0.4}$Ge$_{0.6}$ spacer, a 30 nm i-Si$_{0.2}$Ge$_{0.8}$ spacer, and a 4 nm i-Si cap. In both cases a 10 μm thick superlattice was chosen so that the active material was approximately 10 times the thickness of the buffer to reduce the electrical and thermal contributions of the buffer and top Si substrate of the SOI.

IV. PHYSICAL CHARACTERIZATION

The inhomogeneity of the growth system means that growth rates vary across a single wafer, and this was used to
produce a range of QW and barrier thicknesses on each sample to allow the thermoelectric properties to be mapped out over a range of QW widths. The wafers were physically characterized by high resolution x-ray diffraction (HRXRD) to investigate thicknesses, strain state and Ge composition laterally averaged over few mm², and transmission electron microscopy (TEM) to determine the QW, barrier, and period thicknesses along with the Ge contents on a very local scale, as well as detailed information on the TDD for samples across the two wafers.

HRXRD measurements were used to characterize the heterolayer composition, strain, thickness, and quality using analysis of line scans along Qz and reciprocal space maps (RSMs) obtained around the (004) and (224) Bragg reflections. The measurements were performed using a PANalytical X’Pert PRO MRD high-resolution X-ray diffractometer: the system is equipped with a hybrid mirror and 2-bounce asymmetric Ge monochromator for a high-intensity Cu Kα1 beam (λ = 0.1540562 nm). For device processing and thermoelectrical characterization it is particularly important to know the thickness of the multi-QW samples at every point across the 100 mm wafer, which is mapped by taking (004) ω - 20 scans on a 1 × 1 cm grid. The bending of the substrate, associated with the tensile strain developed during cool down from the deposition temperature, is measured from the shift in the ω position of the substrate (004) Bragg peak across the wafer. Defining the wave vector absolute value as |K| = 2π/k, the longitudinal and perpendicular components of the momentum transfer for a generic reflection are

\[ Q_x = \frac{2\pi}{\lambda} \sin(\theta) \sin(\omega - \theta), \]

\[ Q_z = \frac{2\pi}{\lambda} \sin(\theta) \cos(\omega - \theta). \]

Figure 2 demonstrates the reciprocal space maps for HRXRD scans of the centre of the design 1 wafer. From the peak positions in the reciprocal space maps we find that the superlattice structure is pseudomorphic to the relaxed buffer of Si0.18Ge0.82 and is completely strain symmetrized throughout the structure. The clear superlattice peaks in the HRXRD images demonstrate the high quality of the crystal growth. Figure 3 demonstrates a HRXRD radial scan on a sample from the centre of the design 1 wafer. To obtain the Ge composition of the individual layers as well as their thicknesses, the peak positions alone do not contain sufficient information. While the superlattice period can be directly determined from the satellite peak spacing, the thickness ratio can be obtained from the intensity ratio of the satellite peaks. Together with the absolute position of the peaks, mainly influenced by the average composition, the complete information can be derived. To do so, we simulated the (004) intensity profile using a model including, as fit parameters, the thickness of the QW and barrier layers, tQW and tB, and the layer compositions xGe,QW and xGe,B, respectively. Additionally, statistical fluctuations of the layer thicknesses are taken into account as a Gaussian distribution with a width σt. These fluctuations lead to additional damping of higher order satellite peaks and to a broadening of the higher order satellites. Due to the dislocation network, additional broadening of the peaks occurs in the experiment, which is not captured by our model, so that the peak shapes are not perfectly reproduced. Therefore, we evaluate the integrated intensity as a function of satellite order and fit it with the corresponding data of our simulations. The result is shown for the centre of the design 1 wafer in Fig. 4. After performing a series of simulations systematically probing the parameter space, the fine-tuning of the layer thicknesses and Ge compositions is performed in the following way: The superlattice period as well as the average Ge content are fixed to keep the satellite peak positions. The Ge content of the barrier layer xGe,B is varied, for each value the ratio of thicknesses tQW
and $t_B$ are adjusted to keep the average Ge composition constant. A series of simulation results show the variation of the relative intensities of the satellite peaks. Especially, the higher order peaks are rather sensitive even to subtle changes in the Ge compositions. The overall best agreement is achieved for $x_{\text{Ge},B} = 0.729$, with the corresponding values $x_{\text{Ge},\text{QW}} = 0.98$, $t_{\text{QW}} = 9.2$ nm, and $t_B = 16.2$ nm. The uncertainty of the Ge contents corresponds roughly to the step width in $x_{\text{Ge},B}$ in Fig. 4. In order to match the increasing peak broadening with higher orders, a period fluctuation of Gaussian shape with $\sigma_t = 0.6$ nm was used. The resulting simulation curve together with the measurement is shown in Fig. 3.

Similar characterization was undertaken across all the full wafers to allow an accurate determination of the heterolayer thicknesses and the Ge content for the barriers and buffer layers. Figure 5 shows the thicknesses of the QW, barriers, and period along with the Ge content of the barriers and buffer layers across the design 1 wafer. Whilst the HRXRD modelling and results suggest an error in the Ge contents of the barriers of $\leq 0.4\%$, the data measured across the wafer in Fig. 5 suggest that accuracy may be closer to $\pm 1\%$. A similar distribution and uncertainty of thicknesses and Ge contents was also obtained by HRXRD maps for design 2 (not shown), and the wafers with reduced numbers of QWs are characterized in Sec. VI.

The SLs were investigated in a Tecnai F30ST TEM operated at 300 kV (0.19 nm point-to-point resolution). The samples were prepared by conventional cross-section preparation (mechanical pre-preparation and Ar-ion etching). TEM was used to provide information about local details not detectable with XRD, such as the origin of surface roughness and short correlation length. The HRXRD quantification of the superlattice period was confirmed by TEM. The layer thicknesses were measured on HRTEM and scanning TEM (STEM) images from the bottom of a QW to the bottom of the next or next-but-one overlaying QW. For the determination of the layer thicknesses, intensity profiles along the growth direction averaged parallel to the interfaces were used. The TEM and HRXRD values of the period thicknesses for the samples are generally in good agreement. Within these studies, it was also found that the bottom heterolayers are undulating (the variation of the periodicity is larger than 1 nm, the exact values depend on the specific area) while the top part of the superlattice stack demonstrates significantly flatter interfaces (Fig. 6(a)). These data are in agreement with the X-ray reflectivity results (which are most sensitive to the top part of the structure).

Regarding the material quality, TEM measurements indicated the presence of a rather high TDD, as expected for thin SiGe relaxed buffers. Counting the number of threads on TEM images from a range of samples, TDD densities between 1 and $5 \times 10^9$ cm$^{-2}$ were determined. The dislocations form in the buffer layer and continue to thread into the superlattice layers (Figs. 6(b) and 6(c)). These dislocations give rise to a change of the local heterolayer thicknesses (Fig. 6(d)). The QWs appear to be thinner close to a threading dislocation. This is partly compensated by a larger thickness of the barriers, which tend to flatten the superlattice surface again. Typically, the thickness change is of the order of 3-4 nm over an in-plane length of 30 nm. Similarly to the situation in Si-rich superlattices, the Ge QWs typically provide a rougher surface while Si-rich barriers tend to smoothen the surface again.

V. DEVICE FABRICATION

Due to the coupling of the important thermoelectric parameters, it is preferable to measure the electrical and thermal properties of the material on a single device test structure. Previous work has demonstrated such a test structure using a van der Pauw geometry device. This device, however, has a rather complicated thermal path. It is much easier to obtain high accuracy electrical and thermal measurements using Hall bar geometry samples where, provided
the correct geometry and length scales are chosen, errors in the measurement of less than 1 part in $10^4$ can be achieved.\textsuperscript{41}

The Hall bar devices were patterned using i-line photolithography and etched using an inductively coupled plasma reactive ion etch (ICP-RIE) process using a mixture of SF$_6$ and C$_4$F$_8$ to obtain a sloping sidewall profile.\textsuperscript{42} This profile allows metal to run continuously down the sides of the mesa. The SOI buried oxide was used as an etch stop. The Al Ohmic contacts were formed after the sputtering of 300 nm of Al followed by an anneal at 400°C which results in low resistivity electrical contacts to the Ge QWs.\textsuperscript{43} The top of the Hall bar was then coated with 50 nm of inductively enhanced chemical vapor deposition Si$_3$N$_4$ to provide an electrically insulating layer to prevent the heaters and thermometers being electrically shorted. Next the heaters were evaporated using 75 nm of NiCr and patterned by lift-off. Then the thermometers were evaporated using a 20 nm Ti, 100 nm Pt bilayer film. 300 nm thick Al interconnects were sputter deposited and patterned by lift-off to provide interconnects to all the electrical connections required to the Hall bar, heaters, and thermometers. Photolithography was then used to define rectangles on the oxide beside the Hall bar before RIE was used to first etch through the oxide before a SF$_6$, and N$_2$ isotropic dry etch was used to remove the silicon substrate underneath the Hall bar. Figure 7 provides a scanning electron microscope (SEM) image of the device, and Fig. 8 shows an optical microscope image of the finished devices.

A key issue for the design and placement of the heaters and thermometers on the Hall bar is that the heaters provide a uniform temperature across the full cross section of the Hall bar (i.e., the top and bottom of the superlattice stack are at the same temperature), and whilst the thermometers are measuring the surface temperature, this is the same as the bottom of the superlattice. Finite element analysis using COMSOL was used to solve Fourier's law to allow the heat transport in the Hall bar device to be modeled for a range of powers being applied to the heaters and for a range of thermal conductivities of the superlattice material. The superlattice was modelled as a uniform layer with 3 different thermal conductivities of 2, 10, and 40 W m\(^{-1}\) K\(^{-1}\), and in all cases the temperature at the top and bottom of the superlattice stack was identical to within our thermometer measurement accuracy all the way from the hot side thermometer to the cold side thermometer along the Hall bar. The devices were measured in atmospheric pressure as simulations indicated that convection currents should provide an error of 1% or less in the measurement of the temperature along the Hall bar.
VI. ELECTRICAL CHARACTERIZATION

The electrical conductivity was measured using a four terminal dc technique on the Hall bar samples from each wafer to remove any errors from the access resistances on each device. A length to width ratio of 9 and a probe length to width of 2.35 (see Fig. 8) results in a geometrical error in measuring the Hall mobility of less than 1% using these devices.\(^4\)\(^5\)\(^6\)\(^7\)\(^8\)\(^9\) The results as a function of QW width are plotted in Fig. 9. These results need to be compared to the values of p-Ge for \(N_0 = 10^{19} \text{cm}^{-3}\) of 33300 S/m and for two reference samples of p-Si\(_{0.2}\)Ge\(_{0.8}\) doped at the same density which were measured as 34900 S/m and 23000 S/m. The majority of the modulation doped samples has higher electrical conductivities compared to the reference bulk p-SiGe and p-Ge samples. There is a higher level of variability in the electrical results of Fig. 9, and this is believed to be related to the high TDD. Theoretical modeling of these designs indicates that the electrical conductivity decreases significantly for TDDs above \(10^9 \text{cm}^{-2}\) whilst the physical characterization indicates TDD over \(10^9 \text{cm}^{-2}\). It is expected that there will be variations in the TDD across a wafer and from sample to sample as the relaxation process and generation of dislocations are effectively random. Also, the TEM and HRXRD results demonstrate the waviness of the bottom QWs from the high TDD levels which will also affect the electrical conductivity and mobility of the QWs.

Figure 10 demonstrates the Hall mobility and the carrier density as a function of the QW width. These devices were again measured using 4 terminal methods on Hall bar samples at magnetic fields of up to \(\pm 1 \text{T}\) to extract the carrier density from the Hall effect. When these results are compared with the later measurements in the paper, the material with higher \(ZT\) and power factor results have higher mobilities and lower carrier densities compared to similar samples for design 1. For design 2, however, which has lower carrier density and higher mobilities than design 1, the \(ZT\) values are consistently lower than the design 1 results.

In the full superlattices structure featuring 378 QWs, HRXRD measurements indicate the superlattice stack ranges from 4.5 to 10.2 \(\mu\text{m}\) thickness in total for the samples tested across the wafer. At 300 K for the lowest electrical conductivity design 1 in Fig. 9, the zero-field \(\rho_{xx}\) is only 5.8 \(\Omega/\text{sq}\), and \(R_H\) is 0.28 \(\Omega/\text{T}\), so the sheet carrier density is \(2.2 \times 10^{13} \text{cm}^{-2}\) (which corresponds to \(5.9 \times 10^{12} \text{cm}^{-2}\) per QW) and the Hall mobility is 480 \(\text{cm}^2/\text{V} \cdot \text{s}\). Mobility spectrum analysis\(^6\) was applied to the sample, but the stack of 378 periods is too thick to be able to resolve the mobility peaks due to carriers in the QW and the barriers.

To understand the electrical results more fully, a set of further samples was grown, identical to the design 2 wafer but with 1, 3, 10, and 50 QWs so that the properties of the individual QWs could be understood in addition to the scaling of the electrical properties as the number of QWs was scaled. The mobility as a function of temperature is plotted in Fig. 11, and the results demonstrate that above about 100 K the Hall mobility, \(\mu\), decreases with a \(\mu \propto T^{-2}\) behaviour typical of optical phonon scattering. The maximum mobilities for all the samples are generally reached in the region of 30 K, and the mobility then decreases with decreasing temperature, indicating ionized impurity scattering.\(^6\)

A key issue is to determine what percentage of the holes is transferred from the supply heterolayers in the barriers into the QWs and the limiting mechanism for the present electrical conductivity. The Hall sheet density per QW is about \(1.2 \times 10^{12} \text{cm}^{-2}\) for the 10 and 50 QW structures, but the 1 and 3 QW structures demonstrated an increase in density with temperature as the dopants were ionized. Analysis of the Shubnikov–de Haas oscillations in the 50 QW sample extracted an average sheet carrier density in each QW of \(1.26 \times 10^{12} \text{cm}^{-2}\). The Hall measured density corresponds to the total density for all quantum wells, and a value of \(6.44 \times 10^{11} \text{cm}^{-2}\) was obtained that corresponds to \(1.29 \times 10^{12} \text{cm}^{-2}\) holes per QW. The extracted effective mass from analysis of the temperature dependence of the Shubnikov-de Haas oscillations was \(0.14m_0\), and the Dingle ratio was 4.4 (Fig. 12). An effective mass of \(0.135m_0\) is predicted from the analysis in Ref. 48. The extracted Dingle...
ratio was greater than unity which also suggests that remote impurity scattering or scattering from threading dislocations are the dominant scattering mechanisms rather than local impurity scattering. This suggests that at these low growth temperatures, the dopants have not diffused into the Ge QWs during growth and the samples are modulation doped.

Mobility spectrum analysis was undertaken to determine the ratio of carriers in the QWs and barriers. The mobility spectrum shown in Figs. 13 and 14 demonstrates the excellent fit of the mobility spectrum to the measured magnetoresistance. Using the \( q_{xx} \) value of 3.87 \( \text{kHz}^2/\text{sq} \) at 0 T and the Hall coefficient \( R_H \) of 298 \( \text{X}/\text{T} \) measured with a linear fit of \( q_{xy} \) up to 1 T produces a Hall mobility of only 770 \( \text{cm}^2 \text{V}^{-1}\text{s}^{-1} \) and a sheet carrier density of \( 2 \times 10^{12} \text{cm}^{-2} \). The peak found by the mobility spectrum analysis produces a QW mobility of 1380 \( \text{cm}^2 \text{V}^{-1}\text{s}^{-1} \) at a density of \( 5 \times 10^{11} \text{cm}^{-2} \). This analysis indicates that the QWs only account for about half of the total electrical conductivity. Optimized strained Ge QWs have demonstrated Hall mobilities of around 1800 \( \text{cm}^2 \text{V}^{-1}\text{s}^{-1} \) and channel mobilities of around 3000 \( \text{cm}^2 \text{V}^{-1}\text{s}^{-1} \).

The mobility spectrum analysis and low temperature magnetoresistance results therefore suggest that the doping density being used for the modulation doping is presently too high. As the best bulk SiGe results are at carrier densities above \( 5 \times 10^{19} \text{cm}^{-3} \), the analysis suggests the present superlattice designs require a doping density of at least 1 order of magnitude over the bulk material. Reduction of the doping densities and optimisation of the doping and spacer so that the majority of the carriers reside inside the QW should produce higher hole mobilities with higher electrical conductivities.

VII. THERMAL CHARACTERIZATION

Measuring the thermal properties of materials is significantly more difficult than measuring the electrical properties as most probes of temperature or heat flux will perturb the system being measured. Initial attempts to extract the thermal conductivity used the 3 \( \text{X} \) technique, but these resulted in very low values which resulted in anomalously high \( ZT \) results. Two independent techniques were therefore used to measure the temperature profile of the devices and to extract the thermal conductivity. The first used calibrated thermometers at either end of the Hall bar. The thermometers were calibrated by immersing the device in perfluoro-1,3-dimethylcyclohexane which is an electrically insulating liquid with a high thermal conductivity to produce an isothermal environment for the calibration. The samples were then placed on a hot plate in contact with a calibrated thermometer, and the temperature varied to obtain the temperature coefficient of resistance (TCR) for each thermometer. A typical TCR for the thermometers was 0.002454 \( \pm 0.000057 \text{K}^{-1} \). The liquid was then removed, and the devices characterized as a function of

![FIG. 12. The Shubnikov de Haas oscillations in the 50 QW sample indicate a sheet carrier density of \( 1.26 \times 10^{12} \text{cm}^{-2} \) (as compared to the Hall sheet density of \( 6.44 \times 10^{13} \text{cm}^{-2} \), which corresponds to \( 1.29 \times 10^{15} \text{cm}^{-2} \) per QW). The effective mass is 0.14 \( m_e \) and the Dingle ratio is 4.4.](image)

![FIG. 13. The mobility spectra at 300 K generally indicate two peaks, corresponding to transport within the QWs and within the doped SiGe layers. The QWs are represented by the peaks at higher mobility, in the region of 1500 \( \text{cm}^2 \text{V}^{-1}\text{s}^{-1} \).](image)
heater power. Each device was tested with the heat flow going first in one direction down the Hall bar. The direction of the heat flow was then reversed by using the heater at the opposite end of the Hall bar, and the measurements repeated to provide a self-consistent check that the thermal conductivity was independent of the direction of heat flow along the Hall bar.

For the thermal conductivity measurement, the heat flux, $Q$, into the central part of the Hall bar is required so that the thermal conductivity can be determined using

$$\kappa = \frac{QL}{wT}$$

in which $L$ is the length of the Hall bar between the thermometers, $w$ is the Hall bar width, and $T$ is the material thickness. To obtain an accurate heat flux, the device was measured as a function of heater power, and the hot and cold side thermometers read. Then the central section of the Hall bar was cut out, and the measurement was repeated so that the parasitic thermal loss down the thermometer contacts and electrical probes could be removed. Finally, the device was simulated using Fourier’s law in COMSOL assuming that the superlattice, the buffer, and the SiO$_2$ supporting membrane had constant thermal conductances so that they could be removed to leave the average thermal conductance of the membrane had constant thermal conductances so that they could be removed to leave the average thermal conductance of the superlattice film along the Hall bar using the equation

$$\kappa_{SThAFM} = \left[ \frac{QL}{\Delta T w} - \kappa_{SiGe}I_{SiGe} - \kappa_{SiO_2}I_{SiO_2} \right] \frac{1}{I_{SThAFM}}$$

The thermal conductivity values used for the analysis were 156 Wm$^{-1}$K$^{-1}$ for Si, 14 Wm$^{-1}$K$^{-1}$ for SiO$_2$, and the SiGe buffer values used the measured p-Si$_{0.188}$Ge$_{0.812}$ of 38.0 Wm$^{-1}$K$^{-1}$. Further details on this technique can be found in Ref. 53.

The second technique used scanning thermal atomic force microscopy (SThAFM), which uses the 4 terminal measurement of a resistance thermometer at the end of a silicon nitride AFM tip to provide a low thermal conductivity temperature probe. The probe is designed to allow measurement of temperature with a spatial resolution below 100nm, and the low thermal conductivity and mass of the probe perturbs the temperature measurement by less than 0.2 K. The SThAFM thermometers were calibrated using a Johnson noise technique (Ref. 26) which was determined to have a standard deviation of 0.4 K on measuring across the width of one of the Hall bar samples. Figure 15 demonstrates a typical series of 7 scans of 70 $\mu$m (the AFM system has a maximum scanning field size of 80 $\mu$m) stitched together down one of the Hall bar samples which can be used to determine the $\Delta T$ for Seebeck measurements or through fitting with Fourier’s equation to determine the thermal conductivity. Alignment marks were etched into the 50 nm Si$_3$N$_4$ surface layer every 50 $\mu$m along the Hall bar to allow stitching of sufficient accuracy for the present measurements (<0.5 $\mu$m). The sample in Fig. 15 is one from design 1 which was determined to have a thermal conductivity of 40 Wm$^{-1}$K$^{-1}$ by SThAFM whilst the calibrated thermometers produced a value of 41.4 $\pm$ 8.2 Wm$^{-1}$K$^{-1}$.

The Seebeck coefficients were measured at room temperature using heater powers at one end of the Hall bar up to 25 mW which results in $\Delta T$s down the Hall bar material ranging from 5 to 25 K. A range of powers and therefore $\Delta T$s were used, and a least squares fit was used to determine the value. The temperature profile was checked using the SThAFM technique and both techniques resulted in Seebeck coefficients which differed by less that 0.1%. Fig. 16 demonstrates the measured Seebeck coefficient as a function of QW width for samples from wafer designs 1 and 2. The bulk p-Si$_{0.188}$Ge$_{0.812}$ doped at $N_A$ $\sim$ 6 - 8 $\times$ 10$^{18}$ cm$^{-3}$ produced values of 212 $\pm$ 9 and 298 $\pm$ 3 $\mu$V/K whilst bulk p-Si is 148 $\mu$V/K and bulk p-Ge is 300 $\mu$V/K. The results indicate that the QW samples have Seebeck coefficients comparable to bulk SiGe and Ge values. This suggests that these designs

![Figure 14](image)

**Figure 14.** The magnetoresistance of a structure featuring a single QW; the magnetoresistance calculated from the mobility spectrum in Fig. 13 closely fits the data across the whole range of magnetic field. Positive magnetoresistance (increase of $\rho_{xy}$ with $B$) is a clear sign of parallel conductance; the decrease in the slope of $\rho_{xy}$ with increasing $B$ is also visible.

![Figure 15](image)

**Figure 15.** The temperature measured by the SThAFM as a function of distance from the hot side thermometer on a Hall bar device of bulk p-Si$_{0.188}$Ge$_{0.812}$. As the SThAFM only has a 80 $\mu$m scan range, 7 scans have been stitched together using holes in the top Si$_3$N$_4$ layer as alignment markers. A simulation assuming a 40 Wm$^{-1}$K$^{-1}$ thermal conductivity for the Hall bar material produces a best fit to the results.
are still dominated by carriers in the bulk Si$_{1-y}$Ge$_y$ barrier material, and the QWs are too thick to strongly influence the Seebeck coefficient. Enhancements to the ZT or power factor can only be the result of enhancements to the electrical and thermal conductivities.

Figure 17 demonstrates the thermal conductivity versus quantum well width for the superlattice samples as obtained by the calibrated thermometers. Design 1 shows a clear increase in the thermal conductivity as the QW width was increased. Design 2, however, demonstrates the exact opposite. By replotting the thermal conductivity as a function of electrical conductivity, it becomes clear that the electrical conductivity also has a strong influence on the results (Fig. 18). Ignoring the bulk reference samples, a linear fit can be produced of the form

$$\kappa = \kappa_{ph} + C T \sigma,$$

where $\kappa_{ph}$ is the lattice thermal conductivity and $C$ is a constant which in the Wiedemann–Franz law is the Lorentz number. The present fit to the superlattice data produces a value for $C$ of $1.6 \times 10^{-6}$ W K$^{-2}$ which is 65 times greater than the Lorenz number indicating that the present thermal conductivity has additional contributions increasing the thermal conductivity. These results combined with the Hall mobility and carrier density results of Fig. 10 suggest that a reduction in the doping density would also produce a reduction in the thermal conductivity. It is clear, however, that there is an additional contribution to the thermal conductivity over the lattice and electronic contributions from the Wiedemann-Franz law. The only possible explanation must be related to the high TDD, and defect density in the samples has an additional contribution to the thermal conductivity.

A third issue is the thermal conductivity of the reference bulk p-Si$_{0.188}$Ge$_{0.812}$ samples where the measured thermal conductivities around 40 W m$^{-1}$ K$^{-1}$ are about a factor of 4.5 higher than the literature values published by Dismukes et al. of 7.4 W m$^{-1}$ K$^{-1}$ for $N_A = 2 \times 10^{20}$ cm$^{-3}$.7 As the samples in Ref. 7 are more heavily doped than the present samples, the Wiedemann–Franz law and higher doping cannot explain the high thermal conductivity of reference samples in this work. Later analysis of the SiGe samples used in
Ref. 7 indicated that they were poly crystalline and also contained a range of impurities including Cu and other heavy metals.54 One conclusion that could therefore be drawn is that these poly crystalline samples demonstrated lower thermal conductivity than the single-crystal samples in this work due to higher levels of phonon and/or hole scattering at grain boundaries and impurities.7,32,54 A second possibility is that the high TDD of the present samples grown directly on SOI wafers results in higher thermal conductivity through hole transport along dislocations. Previous work has demonstrated that electrical transport along screw and mixed dislocations can increase leakage currents in resonant tunneling diodes55 and Schottky diode devices,56 and similar mechanisms are expected in the present samples. Further work and analysis is required to clarify the difference in thermal conductivity measurements between this work at that of Dismukes.7,32,54

VIII. FIGURES OF MERIT AND ANALYSIS

The power factor as a function of QW width is plotted in Fig. 19. The best of these results is higher than the previously reported values for bulk Si, Ge, or SiGe material at comparable carrier densities and significantly higher than the previously reported n-type Si/Ge superlattices at 300 K (see Table I). For design 1, the wider QW samples that also have the higher electrical conductivity demonstrate the highest power factors. For design 1, it is the thinnest QW with the lowest carrier density but the highest mobility from design 1 that demonstrates the highest power factor. This is to be expected since the Seebeck coefficients are not significantly enhanced over bulk material (see Table I and Fig. 16). As the sample with the lowest carrier density had the highest power factor, this is further evidence that the doping in all the samples is too high resulting in reduced figures of merit.

Figure 20 demonstrates the figure of merit $ZT$ as a function of QW width. The large error bars result predominantly from the large error in the measurement of the thermal conductivity especially for the sample with the lowest value of thermal conductivity which is also the sample with the highest $ZT$. The highest $ZT$ values are both from design 1 suggesting that the higher acoustic mismatch is not important for high $ZT$ at least with the present designs. The two highest $ZT$ values have very different electrical and thermal properties. The first has the highest electrical conductivity but also the highest thermal conductivity whilst the second has the lowest thermal conductivity and a low electrical conductivity too. Both samples had similar mobility values of around 619 and 615 cm$^2$ V$^{-1}$ s$^{-1}$, respectively, indicating that a significant proportion of the carriers are still in the barriers.

It is clear from all the results that these samples have doping concentrations which are too high to optimize both the electrical and the thermal conductivities. This therefore suggests that the required doping for these 2D designs is at
least 1 order of magnitude less than equivalent bulk 3D material. This is expected to reduce the thermal conductivity by reducing the electrical contribution to the thermal conductivity in the SiGe barriers whilst also increasing the electrical conductivity by improving the number of carriers in the high mobility Ge QWs for the present samples and increasing the Seebeck coefficient. The previous modeling of these designs investigated the value of \(ZT\) as a function of TDD. \(^\text{31}\) It is clear that one of the major issues with the present samples is the high TDD values and these have a significant impact on the performance where \(ZT > 0.6\) at room temperature. The strain relaxation buffer is one area that does require further optimization to reduce the TDD value. There are other possibilities including SiGe on insulator wafers which would help to reduce the TDD and potentially improve the \(ZT\).

IX. CONCLUSIONS

Thermoelectric results and physical characterization have been presented from two different modulation doped p-SiGe superlattice designs. The results are the highest reported \(ZTs\) for Si-based superlattice designs at room temperature whilst also providing a significant enhancement of the power factor over previously reported results. The best \(ZTs\), whilst superior to previous results in the literature from Si, SiGe, or Ge, are still very modest compared to the best Bi\(_2\)Te\(_3\) for room temperature thermoelectrics. Theoretical analysis suggests that the TDD of the strain relaxation buffer is required to be reduced by a factor of 100 before the results become comparable to the materials being used in production today. A second issue is that the \(ZT\) is expected to increase for a reduction in the doping density in the superlattices. As the maximum \(ZT\) occurs for most bulk materials at \(N \geq 5 \times 10^{19} \text{ cm}^{-3}\) the present results indicate that 2D systems require doping densities at least an order of magnitude below their 3D counterparts for the optimum performance. Results on bulk p-Si\(_{0.188}\)Ge\(_{0.812}\) samples also indicate thermal conductivities about 4.5 times larger than those previously reported.

ACKNOWLEDGMENTS

The authors would like to thank the EC ICT FET Proactive Initiative Towards Zeropower ICT for funding the research through the GREEN Silicon Project (No. 257750).


